Designing Module to Perform Fast Light Block Cipher (LBC) within Microcontrollers by VHDL


  • Assem Badr Ph.D


Symmetric Encryption; Block cipher; Microarchitecture; Atmel AVR; VHDL


Nowadays, various wireless communication sensors, detectors and controllers (such as low-end IoT) are used all over the world. They are vulnerable to the threat of hackers and attackers. Such these attacks could lead to great danger to buildings, factories, or even lives. For this reason, multi-level data encryption is highly required. But it is difficult to run a complex encryption algorithm on these embedded systems because they have limited size, power, memory, and processor. Therefore, light block ciphers (LBC) are the best solution for this case.

In this paper we will design a module capable to performing fast dynamic symmetric LBC (FDSLBC) based on the concept of dynamic data shuffling and exchange.

Moreover, we will propose a modification for a microcontroller family by this new module. The FDSLBC module is designed by VHDL to be controlled by various proposed cipher Vector Instructions (VIs). Each one of the VI capable to carry out a complete block cipher protocol during only one clock pulse. Cryptographic systems’ designers can use collections of these VIs to create fast and robust security systems.


M. Saleh, N.Z. Jhanjhi, A. Abdullah and R. Saher, “Design Challenges of Securing IoT Devices: A survey”, International Journal of Engineering Research and Technology, Vol. 13, No. 12, 2020, pp. 5149-5165.

A. Bogdanov, L.R. Knudsen, G. Leander, C. Paar, A. Poschmann, M. J. B. Robshaw, Y. Seurin and C. Vikkelsoe, “PRESENT: An Ultra-lightweight Block Cipher”, Cryptographic hardware and embedded systems-CHES 2007, Springer, Vol. 4727, 2007, pp. 450–466.

R. Beaulieu, S.T. Clark, D. Shors, B. Weeks, J. Smith and L. Wingers, “The SIMON and SPECK lightweight block ciphers”, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, Number:15311795, June 2015, pp. 1–6.

“The 128-bit Blockcipher CLEFIA: Algorithm Specification”, Sony Corporation, 2007, pp.1-41. Retrieved from

J. Daemen and V. Rijmen, “The Advanced Encryption Standard Process”, The design of Rijndael, Springer, 2002, pp.1-8.

D. Kwon, J. Kim, S. Park, S.H. Sung, Y. Sohn, J.H. Song, Y. Yeom, E-J. Yoon, S. Lee, J. Lee, S. Chee, D. Han and J. Hong, ‘New block cipher: ARIA’, Information Security and Cryptology - ICISC 2003, Springer, Vol. 2971, 2004, pp. 432–445.

P. Kitsos, N. Sklavos, M. Parousi and A. Skodras, “A comparative study of hardware architectures for lightweight block ciphers”, Computers and Electrical Engineering, Vol. 38(1), 2012, pp. 148-160.

N. sklavos, A. priftis, P. kitsos and O. koufopavlou, “Reconfigurable crypto-processor design of encryption algorithms operation modes: methods and FPGA integration”, 2003 46th Midwest Symposium on Circuits and Systems, IEEE, Number:8814189, 2003, pp. 811-814.

F. Pirpilidis, L. Pyrgas and P. Kitsos, “8-bit Serialised Architecture of SEED Block Cipher for Constrained Devices”, IET Circuits, Devices and Systems, Vol. 14 (3), 2020, pp. 316-321.

Assem Badr, “Awesome back-propagation machine learning paradigm”, Neural Computing and Applications, Vol 33, 2021, pp. 13225-13249.

A. Badr, A.M. Fouda and A. kodb, “Modify the µCS-51 Architecture to SIMD, VLIW and Superscalar µC”, International Journal of Computer Science Issues, Vol 9 (1), 2012, pp. 121-128.

A. Badr, A.M. Fouda and A. kodb, "Modify the μCS-51 with Vector Instructions", International Journal of Computer Science Issues, Vol. 9 (3), 2012, pp.165-174.

A.M. Fouda and A.Badr, "Design modified architecture for MCS-51 with innovated instructions based on VHDL", Ain Shams Engineering Journal, Vol. 4(4), 2013, pp.723-733.

E. Roy, 2021, AVR Memories [Video].

“8-bit Atmel Microcontroller with 128Kbytes In-System Programmable Flash”, Atmel Corporation, 2007, pp.1-141. Retrieved from